The Codasip RISC-V University Program

Keith Graham, Head of University Program at Codasip

The open architecture of RISC-V spurs innovation to solve tomorrow’s technological challenges in processor security, functional safety, artificial intelligence, advanced memories, and domain specific applications. Processor engineers can add instructions and processor resources that could not be previously achieved with mainstream “closed” processors. By adding resources and not removing resources, a custom RISCV processor can benefit from open source software with hardware customization. To drive these innovations, a new generation of processor engineers is required. Codasip’s University Program’s three pillars are to augment undergraduate and graduate computer architecture course materials, to support research faculty, and to develop an ecosystem to exchange ideas and mutual support. The University Program is a new and comprehensive industry and academia partnership whose goal is “through support of students and researchers, to prepare the people and advance technology to solve tomorrow’s technological challenges”.

Bio:
Keith is a Master’s of Embedded Systems Engineering Instructor who combines experience in Electrical Engineering, Technical Sales, and Business Management to provide the connections or lessons that tie theory and embedded applications together. His aim is to promote the understanding of system application requirements and how components operate are keys in developing products that will meet the future needs of the Industrial Internet of Things as well as wireless sensor nodes.