#### Universität Bamberg





## **A RISC-V Experience Report**

Michael Engel (michael.engel@uni-bamberg.de)

Practical Computer Science, esp. Systems Programming (SYSNAP) University of Bamberg, Germany https://www.uni-bamberg.de/sysnap

Chair of the RISC-V academia & training SIG

Licensed under CC BY-SA 4.0 unless noted otherwise





#### New processor architecture developed at UC Berkeley since 2010

- Krste Asanović and grad students Y. Lee and A. Waterman at the Parallel Computing Lab, headed by David Patterson (one of the RISC inventors)
- Open standards (e.g. TCP/IP) and open source software (e.g. Linux) are successful in the industry
  - Why is the Instruction Set Architecture (ISA) proprietary?
  - Patents prevent competing implementations of binary compatible processors for the x86, ARM and MIPS ISAs
- Plan: aid both academic and industrial users with a new ISA design
  - Innovation via competition from designers of open and proprietary implementations of RISC-V compliant processors
  - Shared open core designs: shorter time to market, lower cost from reuse, fewer errors given many more eyeballs, and transparency that would make it hard, e.g., for government agencies to add secret trap doors
  - Processors becoming affordable for more devices, which helps expand the Internet of Things (IoTs), which could cost as little as \$1



- Quad-precision (QP) as well as SP and DP floating point ullet
- 128-bit addressing as well as 32-bit and 64-bit
- Scalable from tiny embedded to large applications
  - Optional compact instruction set encoding for memoryconstrained devices, e.g. in IoT applications

## Why a new ISA?

- Open ISA standards already existed [1,3]
  - SPARC V8 IEEE standard since 1994
  - OpenRISC Open source effort since 2000, 64 bit in 2011 •

#### **Requirements for a new ISA**

- Future-proof due to
  - Extensible (base+extension) ISA



Address



Software



#### Open source vs. open ISA

#### **RISC-V** is an open specification

- Contrast to open source hardware or software
  - RISC-V implementations can be closed or open source
  - Open source (e.g. Linux) software always provides source code
    - could also built on closed specifications

#### Open specifications $\rightarrow$ lots of variants

- More than 100 RISC-V implementations (closed and open source) available
- Compliance tests ensure conformity [13]
  Open source can also lead to variants
- One (official) Linux kernel source tree, hundreds of different distributions



Universität Bamberg

Microsoft ad in Germany by Jung v. Matt, 2000







#### 32-bit (RV32) and 64-bit (RV64) versions

- Six instruction types (similar to MIPS)
- Immediate values scattered all over the instruction word (simpler decoding)

31	30	25	24 2	21	20	19	15	14	12	11 8	7	6 0	
	funct7			rs2		rs1		funct:	3	rd		opcode	R-type
		-						-				-	_
		$\operatorname{imm}[1]$	1:0]			rs1		funct:	3	$\mathrm{rd}$		opcode	I-type
	[			-				6			21		la
1	mm[11:5]			rs2		rs1		funct	3	imm[4:	0]	opcode	S-type
• [1]	al   •	[10 ]		0		1		C 44	<u>a</u>	• [4 1] •	[11]	1	1.0.4
$\operatorname{imm}[1]$	2] imm	[10:5]		rs2		rs1		funct	3	imm[4:1]   ii	mm[11]	opcode	B-type
			imm	21.1	9]					rd		opcode	U-type
			1111111	51.1	2]					Iu		opcode	0-type
$\operatorname{imm}[2$	0]	$\operatorname{imm}[1($	):1]	in	nm[11]	imı	n[19]	9:12]		rd		opcode	J-type

#### **Opcode space reserved for extensibility**

 Custom ISA extensions defined by RISC-V international as well as third parties

inst[4:2] inst[6:5]	-000	001	010	011	100	101	110	111 (>32 <i>b</i> )
00	LOAD	LOAD-FP	custom-0	MISC- MEM	OP-IMM	AUIPC	OP-IMM-3	2 48 <i>b</i>
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64 <i>b</i>
10	MADD	MSUB	NMSUB	NMAD D	OP-FP	reserved	custom- 2/rv128	48 <i>b</i>
11	BRANCH	JALR	reserved	JAL	SYSTEM	reserved	custom- 3/rv128	$\geq 80b$

## **RISC-V** instruction set extensions



#### Two base ISAs in 32 and 64 bit:

- RV32I 32 bit integer instructions
- RV32E small register set (only 16)
- RV64I 64 bit integer instructions

#### **Typical extensions**

- M: multiplication and division
- F/D: single/double precision FP

#### Support for system software

- Zicsr: Control/status register access
- A: atomics

RISC-V defines an exact order that must be used to define the RISC-V ISA subset:

For example, RV32IMAFDQC is legal, whereas RV32IMAFDCQ is not.

A RISC-V Experience Report | Michael Engel | Lehrstuhl für Praktische Informatik, insb. Systemnahe Programmierung

Subset	Name	Implies							
Base ISA									
Integer	1								
Reduced Integer	E								
Standard Unprivileged Extensions									
Integer Multiplication and Division	М								
Atomics	A								
Single-Precision Floating-Point	F	Zicsr							
Double-Precision Floating-Point	D	F							
General	G	IMADZifencei							
Quad-Precision Floating-Point	Q	D							
Decimal Floating-Point	L								
16-bit Compressed Instructions	С								
Bit Manipulation	В								
Dynamic Languages	J								
Transactional Memory	Т								
Packed-SIMD Extensions	Р								
Vector Extensions	V								
User-Level Interrupts	N								
Control and Status Register Access	Zicsr								
Instruction-Fetch Fence	Zifencei								
Misaligned Atomics	Zam	A							
Total Store Ordering	Ztso								
Standard Supervisor-Lev	el Extensio	ons							
Supervisor-level extension "def"	Sdef								
Standard Hypervisor-Level Extensions									
Hypervisor-level extension "ghi"	Hghi								
Standard Machine-Level Extensions									
Machine-level extension "jkl"	Z×mjkl								
Non-Standard Extensions									
Non-standard extension "mno"	Xmno								



## Base RISC-V ISA overview

Universität Bamberg



#### RV32IMAC

LR.W	SC.W	AMOAND.W	AMOOR.W	AMOXOR.W	C.LW	C.AND
AMOADD.W	AMOMIN.W	AMOMAX.W	AMOMINU.W	AMOMAXU.W	C.FLW	C.ANDI
AMOSWAP.W	< 32 bits>			RV32A	C.FLD	C.OR
		A	tomic Instru	ction ISA Extension	C.LWSP	C.XOR
MULH		MUL	REM	REMU	C.FLWSP	C.LI
MULHU					C.FLDSP	C.LUI
MULHSU	← 32 bits →			RV32M	C.SW	C.SLLI
	In	teger Multiplic	cation and Div	ision ISA Extensio	n <u>C.FSW</u>	C.SRLI
ADD	ADDI	AND	ANDI	BEQ	C.FSD	C.SRAI
SLL	SRL	OR	ORI	BNE	C.SWSP	C.BEQZ
SLLI	SRLI	XOR	XORI	BGE	C.FSWSP	C.BNEZ
SLT	SLTU	SRA		BGEU	C.FSDSP	C.J
SLTI	SLTIU	SRAI	AUIPC	BLT	C.ADD	C.JR
LB	CH)		SB	BLTU	C.ADDI	C.JAL
LBU	LHU	SW	SH	JAL	C.ADDI16SP	C.JALR
CSRRW	CSRRS	CSRRC	ECALL	JALR	C.ADDI4SPN	C.EBREAK
CSRRWI	CSRRSI	CSRRCI	EBREAK	SUB	C.SUB	C.MV
FENCE	FENCE.I	<− 32 bits →		RV32I	← 16 bits →	RV32C
				Base Integer ISA	Compresse	d ISA Extension



## **RISC-V** privilege architecture




#### **RISC-V defines different privilege levels** [5]

- Machine (M) highest privilege full hardware access (firmware), e.g. interrupt control and forwarding and system timer
- Supervisor (S) restricted in terms of interactions with physical hardware, e.g. physical memory and device interrupts, to support clean virtualization (OS kernel)
- User (U) applications

#### Only machine mode is mandatory, M+S+U (common) and M+U are possible

- Optional: Hypervisor mode (H)
  - Extension of S mode with additional virtualization capabilities
  - Enables two-level virtual address translation for user processes





## The RISC-V open HW/SW ecosystem



- Processor cores (examples, list at [6])
  - Academia: BOOM, PULP, PicoRV, FemtoRV, SERV, ...
  - Industry: WD SweRV, XuanTie C/E90x, ...
- Firmware
  - OpenSBI, coreboot, oreboot, u-boot
- Operating systems and hypervisors
  - Linux, seL4, FreeRTOS, Zephyr, Haiku, Plan 9/Inferno, Oberon
  - Xen, KVM (work in progress)
- Compilers and development tools
  - C/C++: gcc and clang/LLVM
  - Go, Rust, Java
  - Debugging: gdb, lldb, OpenOCD
- Simulation and emulation
  - qemu, tinyemu, SystemC models, ...



## RISC-V challenge: hardware availability

#### Which RISC-V hardware is available?

ASICs



Universität Bamberg

- Microcontrollers RV32I(MA), M mode only, little memory
  - SiFive FE310, GigaDevice GD32VF103, WCH CH32V307
- High performance SoCs special applications (wireless radio, audio)
  - Espressif ESP32-C, Bouffalo Labs BL602/4, Kendryte K210/510
- Desktop/server Linux-capable, M+S+U mode, MMU
  - Allwinner D1, SiFive U740
- Accelerators custom highly parallel systems, e.g. for machine learning
  - Esperanto ET-SoC-1 1088-core RV64-based AI Inference Accelerator
- FPGA soft cores
  - Closed source commercial cores SiFive, Andes, codasip, SemiDynamics, IQonIC
  - Open source commercial cores T-Head E/C9xx (Allwinner D1), WD SweRV
  - Numerous open source projects some of very high quality
    - very special implementations such as the space-efficient bit-serial SERV
- FPGA hard core
  - Microchip PolarFire FPGA (4+1 core RV64)



## Available RISC-V hardware

- SiFive FE310
  - RV32IMAC, 150 MHz, 16 KB Instruction Cache, 16 KB Data Scratchpad, external flash
  - GPIO, UART, SPI, PWM
- Available on the Dr Who inventor kit
  - WiFi & BT via external espressif ESP32 module
  - Light, acceleration sensor, compass, pushputtons
  - Color LED matrix (6x8)



Universität Bamberg



11

Universität Bamberg



	GigaDevice GD32VF103	WCH CH32V307	Bouffalo Labs BL602/604	Espressif ESP32-C3	Kendryte K210
Core speed	RV32IMAC 108 MHz	RV32IMAC 144 MHz	RV32IMAC 192 MHz	RV32IMAC 160 MHz	dual RV64GC 400 MHz
Flash RAM	128 kB 32 kB	256 kB 64 kB	0-4 MB 277 kB	_ 400 kB	– (external) 8 MB
Periphe rals	USB, GPIO, UART, IIC, SPI, I2S, PWM	USB, GPIO, UART, IIC, SPI, I2S, PWM	USB, GPIO, UART, IIC, SPI, I2S, PWM	GPIO, UART, IIC, SPI, I2S, PWM	USB, GPIO, UART, IIC, SPI, I2S, PWM
Radio / network	_	1 Gbps MAC 10 Mbps PHY 2 x CAN 2.0B	WiFi 802.11b/g/n BT5 (LE)	WiFi 802.11b/g/n BT5 (LE)	_
Special I/O	_	_	_	_	Camera, mic. array
Other	_	_	_	_	MMU Neural accel.




KRISC-∨



**Nezha and LicheeRV** boards based on Allwinner D1 SoC <u>https://linux-sunxi.org/D1</u> – \$99 vs. \$25

- Single-core 1 GHz 64-bit RV64GC, 512 MB-2 GB RAM
- Peripherals: USB, Wifi/BT, Ethernet, audio, multiple GPIO
- Our xv6 OS port running "bare metal" on D1 platforms: <u>https://github.com/michaelengel/xv6-d1</u>







## Desktop-class RISC-V hardware



#### **SiFive HiFive Unmatched**

- SiFive Freedom U740 SoC (quad core RV64GC, 1.5 GHz)
- 16 GB DDR4 RAM
- Gigabit Ethernet
- 4x USB 3.2 Gen 1 Type A
- PCIe Gen 3 x16 Expansion Slot (8 lanes useable)
- M.2 M-Key Slot (PCIe Gen 3 x4) for NVME 2280 SSD Module
- M.2 E-Key Slot (PCle Gen 3 x1) for Wi-Fi / Bluetooth Module







## Operating system projects (at NTNU and now Uni Bamberg)

- Enable students to learn about the HW/SW interface of RISC-V by porting small real-world operating systems
  - Plan 9 and Inferno (WiP) on RV64GC [11,12]
  - Oberon (<u>https://github.com/solbjorg/oberon-riscv</u>) on RV32IM
  - f9 microkernel on ESP32-C3 (RV32IM) [10]
- Enable students to explore RISC-V ISA extensions
  - Rust-based hypervisor using the H extension
- **Operating systems engineering** course (at Uni Bamberg)
  - Design and implement ideas from OS research papers in xv6
    - e.g. virtual memory and virtualization, efficient syscalls...
  - RISC-V platform: Allwinner D1 RV64GC
  - Uses emulation (qemu) and real hardware (D1 Nezha boards)







#### New virtual memory approaches for persistent main memories

- Provide flexible page sizes and object protection to enable object management in persistent main memory
  - Revisit ideas from Liedtke's guarded page tables (GPT [8]) in a RISC-V core with software-based TLB management
- Ensure data consistency via SW transactional memory (STM [7]) or HW transactional memory extensions to RISC-V

#### Distributed operating system environments for IoT applications

- Fill the gap between small microcontrollers and Linux-capable processors
- Provide a secure OS built for a distributed heterogeneous environment
  - Microkernel-based OS + Plan 9/Inferno user space as IoT OS basis [9]
- Current projects:
  - Run Inferno OS on top of the f9 microkernel (MPU only system)
  - Code size reduction of Inferno



## **RISC-V** challenge: tooling



- Many different RISC-V implementations
  → several different languages and tools used to develop cores
- **Chisel** used to design the first RISC-V cores at Berkeley is a Scala-based hardware design language

"The Chisel hardware construction language used to design many RISC-V processors was also developed in the [UCB] Par Lab"

- Today, RISC-V implementations exist [4] written in
  - Chisel, Clash, PyMTL, nMigen, Bluespec, SpinalHDL, CDL
  - ...as well as in traditional HDLs VHDL and (System)Verilog



## RISC-V challenge: binary compatibility



- Opcodes with different meanings as RV32 and RV64 instructions
  - RISC-V started as 64-bit ISA, 32-bit was an afterthought
- Programs compiled for RV32I can work on a RV64I machine
  - It will run without generating an illegal instruction exception
  - but the result will most probably be wrong
  - opcodes are almost all completely legal, but *semantics differ*

• Example:

results in t0 == 0 for RV32 and t0 ==  $2^{32}$  in RV64/128

So far, no cores support both RV32 and RV64 modes



## **RISC-V** challenge: code models



RISC-V minimizes one of the largest costs in implementing complex ISAs: *addressing modes* 

- RISC-V only has three addressing modes using aggressive linker relaxation to reduce the code size:
  - Absolute "medlow": restricts code to be linked around address 0
    - uses lui instruction (though arguably this is just x0-offset)
  - PC-relative "medany": allows the code to be linked at any address
    - uses auipc, jal and br\* instructions
    - can have an appreciable performance effect
  - Both restrict the generated code to being linked within a 2 GB window
  - Register-offset:
    - uses jalr, addi and all memory instructions
- Specifically problematic for system software implementation
  - Requires understanding the linker behavior to debug errors





RISC-V enforces the activation of physical memory protection (PMP) in systems implementing S/U mode

• Memory regions have to explicitly enabled for non M-mode code

#### However, **PMP was not enforced in emulation** (qemu < 7.0)

- Result: hard to debug error
- Enabling virtual memory via satp and returning from M→S via the mret instruction without configured PMP caused an exception in the OS on real HW (D1)
  - This worked perfectly in qemu...
- The exception handler ran into the same condition and called itself again...






#### **Opcode ranges reserved for extensions are not protected**

- Each core designer can implement proprietary extensions
- So far, no registration for opcode extensions

#### **Possible problem:**

- One opcode  $\rightarrow$  different instructions depending on vendor
- Binary compatibility can become difficult
- Confusion as to compiler options required to support specific set of extensions
   Inst[4:2] 000 001 010 011







# Hardware vendors implement features based on draft specifications

- Example: RISC-V vector instruction extension
  - Version 1.0 only ratified in December 2021
  - C906 / Allwinner D1 implements version 0.7.1 since late 2020
  - Incompatible differences
- Example: RISC-V privileged instruction set
  - Kendryte K210 implements 2017 version of RISC-V privileged specification
  - Adaptations to Linux required to support virtual memory





Positive: Standard interrupt controllers defined early on

- Core-local interrupt controller CLINT
- Platform-level interrupt controller PLIC

This took ARM 20 years – vendor-specific interrupt controllers for ARM cores (up to ARM11) complicated porting of system code

However, there is **no standard for peripherals defined** 

Example: 16550 UART problem on Allwinner D1 SoC

- Standard 16550 serial driver goes into an infinite loop when interrupts are enabled
- The reason is a residual "busy detect" interrupt generated on the used 16550 IP implementation not available on regular 16550 cores
- Fixes for Linux, Xen, xv6... required!



#### A RISC-V Experience Report | Michael Engel | Lehrstuhl für Praktische Informatik, insb. Systemnahe Programmierung

## Vision: the 100% open source computer Universität Bamberg

Commercial hardware has hidden/undocumented features, e.g.

- Intel management engine
- GPU instruction sets

**Open source hardware** tries to provide completely open source (and spec) systems

- MNT Reform laptop (<u>https://mntre.com</u>)
- Purism Librem 5 smartphone (<u>https://puri.sm</u>)

Additional bonus: Repairability and sustainability

#### Can RISC-V support these efforts?

- Open source and spec SoCs slowly become available
- Open GPGPU in development

#### Also: Open source tooling for IC design

Verilog/VHDL simulation and synthesis toolchains

Purism Librem 5 smartphone https://puri.sm





MNT Reform ARM-based laptop https://mntre.com



#### Conclusion



RISC-V shows a lot of promises...

- Mature base specifications and software tooling
- Many extensions recently ratified or still in development
- Scalable from microcontroller to high-performance accelerator
- Many different implementations available
  - Lots of choice, but also compatibility problems due to extensions
  - Verification of base ISA and standard extensions
- Numerous small problems remain
  - Not insurmountable, but can be roadblocks for developers
- Vision: a completely open source computer
  - Can it benefit teaching, research and industrial projects?





#### References



- [1] Krste Asanović, *Instruction Sets Should be Free: The Case for RISC-V*, U.C. Berkeley Technical Reports, 2016, Regents of the University of California
- [2] David Patterson and Andrew Waterman, *The RISC-V Reader: An Open Architecture Atlas*, Strawberry Canyon, 2017, ISBN-13: 978-0999249116
- [3] Andrew Waterman, *Design of the RISC-V Instruction Set Architecture*, UCB Tech Report No. UCB/EECS-2016-1, 2016
- [4] Daniel Mangum, *RISC-V Bytes: Privilege levels*, https://danielmangum.com/posts/risc-v-bytes-privilege-levels/
- [5] Andrew Waterman, Krste Asanović and John Hauser, The RISC-V Instruction Set Manual Volume II: Privileged Architecture Document, Version 20211203 https://github.com/riscv/riscv-isa-manual/releases/download/Priv-v1.12/riscv-privileged-20211203.pdf
- [6] https://github.com/riscvarchive/riscv-cores-list
- [7] Jochen Liedtke, *On the realization of huge sparsely occupied and fine grained address spaces*, Oldenbourg, München & Wien 1996, ISBN 3-486-24185-0
- [8] Tim Harris, James Larus and Ravi Rajwar, *Transactional Memory*, 2nd edition, Synthesis Lectures on Computer Architecture, Morgan-Claypool 2010, ISBN-13 : 978-1608452354
- [9] Yoshihide Sato and Katsumi Maruyama, *LP49: Embedded system OS based on L4 and Plan 9,* Proceedings of the 4th International Workshop on Plan 9, 2006

[10] <u>https://github.com/f9micro/f9-kernel</u>

- [11] R. Pike, D. Presotto, S. Dorward, B. Flandrena, K. Thompson, H. Trickey, and P. Winterbottom, *Plan 9 from Bell Labs*, Computing systems, 8(3), 221-254, 1995
- [12] S. Dorward, R. Pike, D. Presotto, D. Ritchie, H. Trickey, P. Winterbottom, *The Inferno operating system*, Bell Labs Technical Journal, 2(1), 5-18, 1997

[13] <u>https://github.com/riscv-non-isa/riscv-arch-test</u>

